



# Atria Institute of Technology

Bengaluru – 560024

Approved by AICTE | Affiliated to VTU Belagavi | Accredited by NAAC

## Department of Computer Science and Engineering

Date: 25/07/2018

### DETAILS OF THE INNOVATIVE TEACHING METHODS USED BY THE FACULTY

Academic Year	2018-19, ODD SEM
Subject Name and Subject Code	Analog & Digital Electronics, 18CS33
Faculty Name	Hemalatha K N
Semester	III
Name of the Innovative Teaching Methods used	Hands-On Session On “Xilinx Software”
Short Description of the Innovative Teaching Activity.	<p>VHDL stands for <b>Very HighSpeed Integrated Circuit Hardware Description Language</b>. It describes the behavior of an electronic circuit or system, from which the physical circuit or system can then be implemented.</p> <p>Intended students: 2<sup>nd</sup> year students</p> <p><b>VHDL was originally intended to serve 2 main purposes-</b></p> <ol style="list-style-type: none"> <li>1. It was used as a <b>documentation</b> language for describing the structure of complex digital circuits.</li> <li>2. VHDL provides features for modeling the <b>behavior</b> of a digital circuit.</li> </ol> <p><b>General Features of VHDL:</b></p> <ol style="list-style-type: none"> <li>1. The language can be used as an exchange medium between chip vendors and CAD tool user and can be used as communication medium between CAD and CAE tools.</li> <li>2. It supports hierarchy.</li> <li>3. It is <b>not a case sensitive language</b>.</li> <li>4. It is strongly type checked language.</li> <li>5. It provides <b>design portability</b> and flexible design methodologies: <b>top down, bottom up or mixed</b></li> <li>6. It supports both synchronous and asynchronous timing models.</li> <li>7. Nominal Propagation delays, min-max delays, setup and hold timing constraint and spike detection can be described in this language.</li> </ol>

**Usage of the Tool:**

It is one of most popular software tools used to synthesize VHDL code. This tool includes many steps. To make user feel comfortable with the tool the steps are given below:-



1. Select **NEW PROJECT** in **FILE MENU**.
  - a. Enter following details as per your convenience
    - a. Project name: sample (should be same as the entity name in your VHDL code)
    - b. Project location : C:\example( As per convenience use default)
    - c. Top level module : HDL
2. In **NEW PROJECT** dropdown Dialog box, Choose your appropriate device specification. Example is given below:
  - a. Device family : cyclone
  - b. Device : EP1C6Q240
  - c. Package : PQFP
  - d. Pincount :240
  - e. Speed grade 8
3. On File Drop down menu choose new Vhdl file. Type the Vhdl code Under the Processing Drop down menu
4. Choose Start compilation
5. If there are errors go back to the VHDL code and correct it. Once the compilation is successful
6. Under the processing drop down box select simulator tool select the simulator mode to functional and click on generate functional simulation netlist. we Get the success message.
7. Under simulator tool click on open. In the empty location right click. Click on insert on NODE or BUS. Then click on NODE finder. In the window opened select pins to unassigned. Click on List. IT will list all the Net list select all and click ok.
8. The input and output appear give appropriate input.
9. On the simulator tool click on start simulation. Simulation success message will be prompted.

**Number of students got benefited.**

40

<b>Number of students involved in the activity.</b>	60
<b>Venue of the Activity</b>	ADE lab
<b>Date of the Event</b>	23/07/2018 @12 PM
<b>Whether the work can be Reproduced and Reviewed.</b>	YES
<b>Details are available in the college website.</b>	YES
<b>Photograph for the event</b>	<p>The timing diagram shows a clock signal (clk) and a reset signal (rst). The register output (q) is shown for bits q[2], q[1], and q[0]. The data values are shown in a sequence of boxes: [0], [1], [2], [3], [4], [5], [6], [7], [0]. The addresses for the data values are A[5], A[1], A[0], A[1], A[0].</p>
<b>Contents of the Event</b>	Students simulated the circuits using Xilinx software and explored the practical working of theoretical circuits
<b>Impact Analysis after using this Innovative Teaching Methods used.</b>	Student's interest has been increased in designing the circuit in a different practical way
<b>Feedback from the students</b>	<p>Amazing session</p> <p>--</p> <p>No</p> <p>No.</p> <p>No</p> <p>Loved the session! Worthy Saturday morning!!</p> <p>Enjoyed and loved the session a lot</p> <p>It was really an interesting session hoping still many more sessions will be arranged.</p>

	<p>Enjoyed a lot in the session Still expecting someone knowledge          It's very useful to me thank you ma'am          None          Loved the session. Would love to participate even more and learn more.          It was the best session we want it more          Now I'm enjoying my engineering life</p>
<b>Relevance to PO and PSO</b>	PO3,PO5,PO9,PO10
<b>Any comments or Suggestions from the Programme Co-ordinator</b>	The content should be readily made in college website

<b>Signature of the Faculty</b>	<b>Signature of the HOD</b>
 <b>Hemalatha K N</b>	 <b>Dr. Aishwarya. P</b> Professor & Head CSE Atria Institute of Technology Bangalore-560 024 <b>Dr. Aishwarya</b>